


REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design


Inventor(s): Vigyan Singhal et al.

Atty. Docket No.: 24006-08742

**FIG. 6**

REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
DesignInventor(s): Vigyan Singhal et al.
Atty. Docket No.: 24006-08742

611

603

701

703

FIG. 7


REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and Optimizing Formal Verification for a Circuit Design

Inventor(s): Vijayan Singhal et al.

Inventor(s): Vigyan Singhvi et al
Atty. Docket No.: 24006-08742



8
FIG.


REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design

Inventor(s): Vigyan Singhal et al.

Atty. Docket No.: 24006-08742

**FIG. 9**

REPLACEMENT SHEET
Application No.: 10/606,419
Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design
Inventor(s): Vigyan Singhal et al.
Atty. Docket No.: 24006-08742




FIG. 10

REPLACEMENT SHEET
Application No.: 10/606,419
Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design
Inventor(s): Vigyan Singhal et al.
Atty. Docket No.: 24006-08742





FIG. 11

REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
DesignInventor(s): Vigyan Singhal et al.
Atty. Docket No.: 24006-08742**FIG. 12**

REPLACEMENT SHEET
 Application No.: 10/606,419
 Title: System and Method for Guiding and
 Optimizing Formal Verification for a Circuit
 Design
 Inventor(s): Vigyan Singhal et al.
 Atty. Docket No.: 24006-08742




FIG. 13

REPLACEMENT SHEET

Application No.: 10/606,419

Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design

Inventor(s): Vigyan Singhal et al.

Atty. Docket No.: 24006-08742




FIG. 14

REPLACEMENT SHEET
 Application No.: 10/606,419
 Title: System and Method for Guiding and
 Optimizing Formal Verification for a Circuit
 Design
 Inventor(s): Vigyan Singhal et al.
 Atty. Docket No.: 24006-08742




FIG. 15

REPLACEMENT SHEET

Application No.: 10/606,419
Title: System and Method for Guiding and
Optimizing Formal Verification for a Circuit
Design
Inventor(s): Vigyan Singhal et al.
Atty. Docket No.: 24006-08742




FIG. 16